

First Named Inventor	Christophe Chevallier	<p style="text-align: center;"><b>INFORMATION DISCLOSURE STATEMENT</b></p>
Serial No.	Unknown	
Filing Date	Filed herewith	
Group Art Unit	Unknown	
Examiner Name	Unknown	
Attorney Docket No.	400.184US05	
<p>Title: IDENTIFYING LINE WIDTH ERRORS IN INTEGRATED CIRCUIT DESIGNS</p>		

Mail Stop: Patent Application  
Commissioner for Patents  
P. O. Box 1450  
Alexandria, VA 22313-1450


In compliance with 37 C.F.R. §§ 1.56 and 1.97, *et seq.*, the enclosed materials are brought to the attention of the Examiner for consideration in connection with the above-identified Application. Applicant respectfully requests that this Information Disclosure Statement be entered and the references listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to MPEP §609, Applicant further requests that the Examiner initial next to each reference on the Form 1449 to indicate that the listed references have been considered. Applicant further requests that a copy of the initialed Form 1449 be returned with the next official communication.

Further pursuant to MPEP §609, because all of the references listed on the attached Form 1449 have been previously submitted and made of record in the parent application, U.S. Patent Application 10/199,727, filed July 19, 2002, copies of the references previously made of record in the parent application are not submitted herewith.

If the Examiner has any questions or concerns regarding this application, please contact the undersigned at the number listed below.

Respectfully submitted,

Date: 02-19-2004

  
\_\_\_\_\_  
Tod A. Myrum  
Reg. No. 42,922

Attorneys for Applicant  
Leffert Jay & Polglaze, P.A.  
P.O. Box 581009  
Minneapolis, MN 55458-1009

T – 612/312-2200  
F – 612/312-2250

First Named Inventor	Christophe Chevallier	<b>INFORMATION DISCLOSURE STATEMENT FORM PTO-1449</b>
Serial No.	Unknown	
Filing Date	Herewith	
Group Art Unit	Unknown	
Examiner Name	Unknown	
Attorney Docket No.	400.184US05	
Title: IDENTIFYING LINE WIDTH ERRORS IN INTEGRATED CIRCUIT DESIGNS		

U.S. Patent References				
Examiner Initials	Document Number	Issue/Publication Date	Name	Filing Date
	5,706,295	01/06/1998	Suzuki	07/26/1996
	5,963,729	10/05/1999	Aji et al.	06/26/1997
	6,038,020	03/14/2000	Tsukuda	09/22/1998
	6,038,383	03/14/2000	Young et al.	10/13/1997
	6,078,737	06/20/2000	Suzuki	09/18/1997
	6,115,546	09/05/2000	Chevallier et al.	07/22/1998
	6,295,627 B1	09/25/2001	Gowni et al.	04/02/1999
	6,425,113 B1	07/23/2002	Anderson et al.	06/13/2000
	6,470,477 B1	10/22/2002	Scott	12/23/1999
	6,516,451 B1	02/04/2003	Patin	07/05/2000
	6,546,540 B1	04/08/2003	Igarashi et al.	11/15/2000

Foreign Patent References					
Examiner Initials	Foreign Patent		Name	Publication Date	T?
	Country	No.			

Other References	
Examiner Initials	Author, Title, Date, Pages, etc.

Examiner Signature		Date Considered	
*Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.			